

AMENDMENTS TO THE CLAIMS

(IN FORMAT COMPLIANT WITH THE REVISED 37 CFR 1.121)

Please cancel claims 1, 3-4, and 13-20 without prejudice.

1. (CANCELED)

2. (CURRENTLY AMENDED) The apparatus according to claim ±21, wherein said ~~distributed multiplexer~~ comprise apparatus comprises a plurality of bits each configured to evenly load said input groups.

3. (CANCELED)

4. (CANCELED)

5. (CURRENTLY AMENDED) The apparatus according to claim 32, wherein said bits comprise programmable interconnect matrix (PIM) bits.

6. (CURRENTLY AMENDED) The apparatus according to claim ±21, wherein said circuit apparatus is configured to provide flexible reprogramming of said ~~distributed multiplexer~~ first

programmable interconnect matrix and second programmable
5 interconnect matrix.

7. (CURRENTLY AMENDED) The apparatus according to claim
‡21, wherein said circuit apparatus is scalable.

8. (CURRENTLY AMENDED) The apparatus according to claim
7, wherein a configuration of said circuit apparatus is expandable
in a horizontal direction.

9. (CURRENTLY AMENDED) The apparatus according to claim
8, wherein said configuration of said circuit apparatus is
expandable in a vertical direction.

10. (ORIGINAL) The apparatus according to claim 9,
wherein said configuration reduces complexity of physical routes of
said distributed input groups.

11. (CURRENTLY AMENDED) The apparatus according to claim
‡21, wherein a layout of said circuit apparatus is deterministic.

12. (CURRENTLY AMENDED) The apparatus according to claim
‡ 21, wherein a delay of said circuit apparatus is deterministic.

13. (CANCELED)

14. (CANCELED)

15. (CANCELED)

16. (CANCELED)

17. (CANCELED)

18. (CANCELED)

19. (CANCELED)

20. (CANCELED)

21. (NEW) An apparatus comprising:

a first programmable interconnect matrix having one or more first multiplexers configured to (i) receive a distributed input group of signals in a first order and (ii) present said distributed input group of signals in a second order; and

a second programmable interconnect matrix having one or more second multiplexers configured to receive said distributed input group of signals from said first programmable interconnect

matrix in said second order, wherein (i) said first order of said
10 signals are different from said second order of said signals and
(ii) said second order of said signals are disposed in an input-re-order channel.

22. (NEW) The apparatus according to claim 21, wherein
said distributed input group of signals are divided into a first
group of input signals and a second group of input signals, wherein
said first group of input signals is presented to one of said first
5 multiplexers and said second group of input signals is presented to
another of said first multiplexers.

23. (NEW) The apparatus according to claim 22, wherein
any one of said second multiplexers is configured to receive a mix
of inputs from said first and second groups of input signals.

24. (NEW) An apparatus comprising:
a first distributed multiplexer configured to generate a
first output signal in response to (i) a first portion coupled to
a first group of input signals and (ii) a second portion coupled to
5 a second group of input signals; and

a second distributed multiplexer configured to generate
a second output signal in response to a (i) a first portion coupled
to a third group of input signals and (ii) a second portion coupled

to a fourth group of input signals, wherein (i) said first portion
10 of said first distributed multiplexer is physically separated from
said second portion of said first distributed multiplexer on a
layout area and (ii) said first portion of said second distributed
multiplexer is physically separated from said second portion of
said second distributed multiplexer on said layout area.

25. (NEW) The apparatus according to claim 24, wherein
(i) said first portion of said first distributed multiplexer and
comprises a programmable multiplexer bit coupled to any of said
first group of input signals and (ii) said second portion of said
5 first distributed multiplexer comprises a programmable multiplexer
bit coupled to any of said second group of input signals to allow
any of said first or second groups of input signals to pass through
on said first output signal.

26. (NEW) The apparatus according to claim 24, wherein
(i) said first portion of said second distributed multiplexer and
comprises a programmable multiplexer bit coupled to any of said
third group of input signals and (ii) said second portion of said
5 second distributed multiplexer comprises a programmable multiplexer
bit coupled to any of said fourth group of input signals to allow
any of said third or fourth groups of input signals to pass through
on said second output signal.

27. (NEW) The apparatus according to claim 24, wherein
(i) said first portion of said first distributed multiplexer is
separated from said second portion of said first distributed
multiplexer on a die and (ii) said first portion of said second
distributed multiplexer is separated from said second portion of
second distributed multiplexer on a die.
5

28. (NEW) The apparatus according to claim 24, further
comprising a programmable interconnect matrix configured to be
expanded or contracted to implement any number of distributed
multiplexers.

29. (NEW) The apparatus according to claim 24, wherein
said apparatus provides (i) a deterministic layout area and (ii) an
input grouping configuration which allows said first and second
groups of input signals to remain consistent across any number of
distributive multiplexers.

30. (NEW) The apparatus according to claim 24, wherein a
plurality of said first distributed multiplexers and a plurality of
said second distributed multiplexers are implemented as a
programmable interconnect matrix.